Could it be something like a certain processor dedicated to dealing with all the interrupts? I'd imagine a 12 processor IBM box would spread that out, but maybe something is misconfigured. I'm only taking a wild guess based off my understanding of SMP on x86.