The RX/TX serial port garbage is still weird but I am working around it. I'd still like to know the root cause though, before I commit my final PCB design.

Collecting all my thoughts on this problem here in this issue in GitHub:
https://github.com/tfabris/BlueGigaEmpeg/issues/41
_________________________
Tony Fabris